ADMap-1  > TPS2210APWPRG4
description IC PC CRD PWR-INT SWTCH 24HTSSOP
Technical/Catalog Information TPS2210APWPRG4
Vendor Texas Instruments
Category Integrated Circuits (ICs)
RoHS Status RoHS Compliant
Other Names TPS2210APWPRG4 TPS2210APWPRG4
Lead Free Status Lead Free
Packaging Tape & Reel (TR)
Operating Temperature -40掳C ~ 85掳C
Package / Case 24-HTSSOP
Number of Outputs 1 - Single
Type PCMCIA/Cardbus Switch
Voltage - Input 3.3V, 5V, 12V
Current Limit 1A
Internal Switch(s) Yes
Rds (On) 130 mOhm

suppliers of TPS2210APWPRG4 and PDF data of TPS2210APWPRG4

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  

TPS2210APWPRG4 Datasheet

Parameter Units
ID @ VGS = 10V, TC = 25aC Continuous Drain Current 27.4 A
ID @ VGS = 10V, TC = 1000C Continuous Drain Current 17
IDM Pulsed Drain Current 110
PD @TC= 25C Max. Power Dissipation 150 W
Linear Derating Factor 1.2 W/oC
VGS Gate-to-Source Voltage +20 V
EAS Single Pulse Avalanche Energy 500 mJ
IAR Avalanche Current 27.4 A
EAR Repetitive Avalanche Energy 15 mJ
dv/dt Peak Diode Recovery dv/dt 5.0 V/ns
Tj TSTG Operating Junction Storage Temperature Range -55 t0 150 oC
Package Mounting Surface Temperature 300(for 5 seconds)
Weight 2.6 (Typical) g


TPS2210APWPRG4 Price
ONE-TIME PROGRAMMABILITY (OTP) The DS1804 can be easily used as an OTP device. The user of the DS1804 can trim the desired value of the wiper position and set this position for storage as described above. Any activity through the three- terminal port can then be prevented by connecting the cs input pin to Vcc. Also, an OTP application does not adversely affect the number of times EEPROM is written, since EEPROM will only be loaded and not written during a power-up or power-down condition.
TPS2210APWPRG4 on stock
Copyright@ 2003 Microsemi 11-12-2003 REV A Page 1 Scottsdale Division 8700 E. Thomas Rd. PO Box 1390, Scottsdale, AZ 85252 USA, (480) 941-6300, Fax: (480) 947-1503
NOTES: 1. The collector of each transistor of the CA301 8 and CA301 8A is isolated from the substrate by an integral diode. The substrate (Terminal 1 0) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor ac- tion. 2. OJA iS measured with the component mounted on an evaluation PC board in free air.