In idle mode, the CPU clock stops while peripherals continue to operate normally. In stop mode, system clock oscillation stops completely, halts all operations except for a few basic peripheral functions. A power-down is terminated either by a RESET or by an interrupt (with exception of the external interrupt INTO).
TP1119 on stock| | jm | | | Te = 850C Pavg = -7 dBm, Ex = 10.3 dB, |
| | | | | 2.48832 Gb/s, PRBS 223-1 |
| | 1 | | | | | |
| | | j | | | | |
| | | | - | | | |
| r. | k | | | |
| back to back | | | | |
| | | | |
| after 5 km | | | | |
| | | | | | |
| ,A vo - IO ICC - VIN |
| ·V | | | | | | | | | | | | | | | | | | L78MR08 1 0=SmA | |
| 6 | | | | | | | | 86 | I l | IZ | '0 |
| | 3 | H | | | | | 7 | | | | | | | |
| | | | | | | |
| 6 U H | ___ __ _ | j | d o r | | | | j | | - | | | | | | | |
| g4 | H | j | | | | | | | | |
| p | f | - | JD n | | | <j | | | | | | | | | | |
| - z | | | j | | | L. U inuu ' V IN=14V rr a =2 5 pC | U |
| | | | | | | | | | | | | | | | | | | | | | |