ADMap-3  > TP0101TRT1

suppliers of TP0101TRT1 and PDF data of TP0101TRT1

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  
TP0101TRT1     N/A    58 

TP0101TRT1 Datasheet
MODEL DBDMOD D (IS = 7.97e-17 RS = 1.82 TRSl = 3.91e-3 TRS2 = 1.24e-5 CJO = 3.OOe-10 TT = 1.83e-7) MODEL DBKMOD D (RS = 3150 TRSl =0 TRS2 = O) MODEL DESDIMOD D (BV = 13.54 TBVl = O TBV2 = O RS = 45.5 TRSl = O TRS2 = O) MODEL DESD2MOD D (BV = 11.46 TBVl = -7.576e-4 TBV2 = -3.Oe-6 RS = O TRSl = O TRS2 = O) MODEL DPLCAPMOD D (CJO = 74.2e-12 IS =1e-30 N =10) MODEL MOSMOD NMOS (VTO = 1.67 KP = 3.40 IS = 1e-30 N = 10 TOX = 1 L=lu W=lu) MODEL QMOD NPN (BF =5) MODEL RBKMOD RES (TCl = 4e-4 TC2 = 1.13e-8) MODEL RDSMOD RES (TCl = 6.80e-3 TC2 = 6.5e-6) MODEL RSMOD RES (TCl = 2.95e-3 TC2 = -1e-6) MODEL RVTOMOD RES (TCl = -2.22e-3 TC2 = -1.95e-6) MODEL SIAMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -3 VOFF = -1) MODEL SIBMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -1 VOFF = -3) MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -2.85 VOFF = 2.15) MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 2.15 VOFF = -2.85)
TP0101TRT1 Price

FC OSC Oscillator
Open Open 10 kHz V+ Open 80 kHz Open or V+ External Capacitor See Typical Performance Characteristics N/A External Clock External Clock (inverter mode only) Frequency


TP0101TRT1 on stock
Basic concept of Multi-Plane Block Erase operation is identical to that of Multi-Plane Page Program. Up to four blocks, one from each plane can be simultaneously erased. Standard Block Erase command sequences (Block Erase Setup command followed by three address cycles) may be repeated up to four times for erasing up to four blocks. Only one block should be selected from each plane. The Erase Confirm command initiates the actual erasing process. The completion is detected by analyzing R/B pin or Ready/Busy status (110 6). Upon the erase completion, pass/fail status of each block is examined by reading extended pass/fail status(l/0 1 through 110 4).

VCE=-2V
25C
ra= '5C II -2f c
|l
J II
||
|| |
j H