In addition, to reinforce the security of this product, an hardware mechanism called SRAC (SYSTEM ROM Access Control) has been implemented. It protects against unauthorized access to both SYSTEM ROM and MAP. Reliability data related to the ST16CF54 Level B product, manufactured using ST's advanced CMOS EEPROM technology, confirm data reten- tion of up t0 10 years and endurance up to 100,000 Erase/Write cycles.
STR58041 T Price| | | | | | | | | | L | - N- -: --- - | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | j | | | r | | | | | | |
| | | | 1 | | | | | | | | | | |
| | | | J | | | | | | | | | | |
| | | | | | | | | | | | | V \ | j=-1 - | 1V o |
| r | | | | | | | | | | | V | o j=-1 | _V I 5V |
| | | | | | | | | | | | | | |
STR58041 T on stock| OCFAST | Fast Overcurrent SENSE to GATE Low Trip Time | Vcc = 5V Vcc - VSENSE = 100rTiV CGATE = 10riF Figure 2 | | 1 | | |
| OCSLOW | Slow Overcurrent SENSE to GATE Low Trip Time | Vcc = 5V, Vcc - VSENSE = 50rriV CFILTER = 0 Figure 2 | | 5 | | S |
| oONDLY | ON Delay Filter | | | 20 | | S |
| tFBDLY | FB Delay Filter | | | 20 | | S |
| | | | | | |
| From top .- 500uA | | | | | | | 2SI | 1881 |
| -450 .- 400 | ^A ·iA | | | | | | | | |
| -350 .- 300 | ^A A | | | | | | | | |
| | | | | | | | |
| | | | | | | | | | |
| r _ I_ | I -2 | 150w OOvA | L | | | | I |
| | | | - iso uA | | | | V IB=O | | |
| l | | | | | |
| O Collector-to-Emitter Voltage,VCE - v | -1 -2 -3 -1 From top | | | | | | | 2SI | lc - VBE 1881 |
| | | | | | | | | |
| | | | | | | | | |
