ADMap-6  > STP20L15

suppliers of STP20L15 and PDF data of STP20L15

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  

STP20L15 Datasheet
After programming, the PCI is ready to perform the desired communications functions. The receiver performs serial to paralle conversion of data received from a modem or equivalent device. The transmitter converts parallel data received from the CPU to a serial bit stream. These actions are accomplished within the framework specified by the control words.
STP20L15 Price
LVPECL clock output pairs. (Specify frequency at time of order.) The accuracy of the output frequency is assured by the internal PLL, which phase-locks the internal VCSO to the reference input frequency (25 0r 30MHz for example). The input reference can either be an external crystal, utilizing the internal crystal oscillator, or a stable external clock source such as a packaged crystal oscillator.
STP20L15 on stock

I i 2SB: nmh il 4,: i15
l f j
l|7 _ ·6
j|j
4mA
jf
- 2nA
l ,lB2 i
.2 -3 N -{.:


l f
ImR
IM ·l -32j 7 dBc
-48.f dBc LoL -48.3 dBc
t
_
L
Jk