suppliers of STM2DPFS30L and PDF data of STM2DPFS30L

PROGRAM/ERASE STATUS: The device provides several bits to determine the status of a program or erase operation: 1/02, 1/05, l/06 and l/07. The "Status Bit Table" on page 10 and the following four sections describe the function of these bits. To provide greater flexibility for system designers, the AT49BV802A(T) contains a programmable configuration register. The configuration register allows the user to specify the status bit operation. The configuration reg- ister can be set to one of two different values, "00" or "01". If the configuration register is set to "00", the part will automatically return to the read mode after a successful program or erase operation. If the configuration register is set to a "01", a Product ID Exit command must be given after a successful program or erase operation before the part will return to the read mode. It is important to note that whether the configuration register is set to a "00" or to a '01", any unsuccessful program or erase operation requires using the Product ID Exit command to return the device to read mode. The default value (after power-up) for the configuration regis- ter is "00". Using the four-bus cycle Set Configuration Register command as shown in the "Command Definition in Hex" table on page 11, the value of the configuration register can be