ADMap-8  > SKHUAA

suppliers of SKHUAA and PDF data of SKHUAA

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  
SKHUAA ALPS    2009+ROHS    15000 
    BONASE(HK) ELECTRONICS CO., L..
  • Contact:Vincent
  • Tel:86-0755-82579312
  • Fax:86-0755-83239040
  • Email: bonase@vip.163.com
SKHUAA ALPS    SMD/DIP  手机: 余生 13728856151 /  07+08+ 
SKHUAA ALPS  delivered   06+    21128 
    SILICON TECHNOLOGY(HONGKONG)EL..
  • Contact:sindy
  • Tel:86-755-83000558
  • Fax:86-755-83000758
  • Email: sindy@silicon-ic.com
SKHUAA ALPS    2009+ROHS    15000 
    BONASE(HK) ELECTRONICS CO., L..
  • Contact:Vincent
  • Tel:86-755-82579312
  • Fax:86-755-8323-9040
  • Email: bonase@vip.163.com

SKHUAA Datasheet

IMAXIMUM RATINGS
R:ting SVnbol Valu* Unit
RrpetitNve Peak Fotward Cur~ent 100 ps Putsa Width, 1 00j. Out-l Cycin 20 ps Pulse W,dth. 1 0'+a OutV Cvcle iTRM 1 0 2 0 AmU Amp
Non FleWt,t,ve Peak Forward Cur~eni 10 us Pulsa W*dth iTSM 5 0 Amp
DC Forward Anode Current Derate Above 250C fT 700 '20 mA mAtoC
DC Gate Current IG j 20 mA
Gate to Cathode Forward Vo~tage VGKF 40 Volt
Gat! to Cathode Reverse Voliage VGKR 50 Volt
Gate to Anode Reverse Voltage VGAR 40 Volt
Anode to Cathode Voltag! VAK ±40 Volt
FOfward PowPr D~ss*pation @ TA - 250C Derate Above 260C PF 1/tJ JA 250 2 5 mW mW/oC
Operaiing Junct.on rw,perature Range Tj -55to126 Qc
Storage Temperalure Range Tsig -65tO +200 oc
'~ndicate! JEiOEC ReqUtHed D8u


SKHUAA Price

eatU reS
x True DuaI-Ported memory cells which allow simultaneous using the Master/Slave select when cascading more than
reads of the same memory location one device
x High-speed access x M/S = H for BUSY output flag on Master
- Commercial: 15/20ns (maxJ M/S = L for BUSY input on Slave
x Low-poweroperation x Interrupt Flag
- IDT7034S x On-chip port arbitration logic
Active: 850m W (typJ x Full on-chip hardware support of semaphore signaling
Standby: 5m W (typ.) between ports
- IDT7034L x Fully asynchronous operation from either port
Active: 850m W (typJ x Battery backup operation-2V data retention
Standby: 1m W (typ J x TTL-compatible, single 5V (+10%) power supply
x Separate upper-byte and lower-byte controlfor multiplexed x Available in 100-pin Thin Quad Flatpack
bus compatibility x Industrial temperature range (-400C to +850C) is available
x IDT7034 easily expands data bus width t0 36 bits or more for selected speeds


SKHUAA on stock
In the half-rate mode, two receive byte clocks (RBCO and RBCl) are 180 degrees out of phase and operate at one-half the data rate. The clocks are generated by dividing down the recovered clock. The received data is output with respect to the two receive byte clocks (RBCO, RBCl) allowing a protocol device to clock the parallel bytes using the RBCO and RBCl rising edges. The outputs to the protocol device, byte o ofthe received data valid on the rising edge of RBCl. Refer to the timing diagram shown in Figure 2.
The Protection Register is written with the device select code set to Ol10.1110b (as shown in Figure 9). Address and data bytes must be sent with this command, but their values are all ignored, and are treated as Don't Care. Once the Protection Register has been written, the Write-protection of the first 16 bytes of the memory is enabled, and it is not possible to unprotect these 16 bytes, even if the device is powered off and on.