ADMap-12  > RR1005MC240KFE0

suppliers of RR1005MC240KFE0 and PDF data of RR1005MC240KFE0

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  

RR1005MC240KFE0 Price

lc 500 mA
VCE -60 V
PDISS 700 mW @ Tc = 25 0C
TJ -55 0C to +125 0C
TSTG -55 0C to +125 0C
OJC 143 0C/W


RR1005MC240KFE0 on stock
An initial pause of 100us is required after power up followed by a minimum of eight initialization cycles (RAS only refresh cycle or CAS before RAS refresh cycle). If the internal refresh counter is used, a minimum of eight CAS before RAS refresh cycles is required. In delayed write or read-modify-write cycles, OE must disable output buffer prior to applying data to the device.

l I l VCC =5v
- _ 3 EE zv
VCC =6V
EE iV
VIN = 5V
IOH- 0.5A
f= 5kHz VO =1AV