RETRIEVING DATA FROM RAM OR CLOCK The DS1746 is in the read mode whenever OE (output enable) is low,WE (write enable) is high, and CE (chip enable) is low. The device architecture allows ripple-through access to any of the address locations in the NV SRAM. Valid data will be available at the DQ pins within tAA after the last address input is stable, providing that the CE and OE access times and states are satisfied. If CE or OE access times and states are not met, valid data will be available at the latter of chip enable access (tCEA) or at output enable access time (tOEA). The state of the data input/output pins (DQ) is controlled by CE and OE . If the outputs are activated before tAA , the data lines are driven to an intermediate state until tAA . If the address inputs are changed while CE and OE remain valid, output data will remain valid for output data hold time (tOH) but will then go indeterminate until the next address access.
| | | | } | |
| 1 | {l I | i | I | 111 llll |
| j__L | 1 1 ' 1 | 1 1 | 1 | I j |
| I i l | W | rrri ~ i1 | f| l |
| | | ] lIlI |
| | | |
| td;,o.l,-i~j | f lli | ;III I l 1 1 11 |
| 1 1 l|l | 100 - r.i 10 VSDM} | l |
| | | | |
