| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact |
RPH-2-012-S Datasheet
RPH-2-012-S Price Note: (1) This parameter is tested initially and after a design or process change that affects the parameter. (2) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.OV for periods of less than 20 ns. Maximum DC voltage on output pins is Vcc +0.5V, which may overshoot to Vcc +2.OV for periods of less than 20 ns. (3) Output shorted for no more than one second. No more than one output shorted at a time. (4) Latch-up protection is provided for stresses up t0 100 mA on address and data pins from -1V to Vcc +1V. RPH-2-012-S on stock FEATURES . 2.OV + O.1V power supply for device operation for -BJ" . Single ended READ strobe (RDQS) per byte . 2.OV + O.1V power supply for l/0 interface for -BJ" . Single ended WRITE strobe (WDQS) per byte . 1.8V + O.1V power supply for device operation for -BC" * RDQS edge-aligned with data for READs . 1.8V + O.1V power supply for l/0 interface for -BC" , WDQS center-aligned with data for WRITEs . On-Die Termination (ODT) . Data Mask(DM) for masking WRITE data . Output Driver Strength adjustment by EMRS . Auto & Self refresh modes * Calibrated output drive . Auto Precharge option . 1.8V Pseudo Open drain compatible inputs/outputs . 32ms, auto refresh (8K cycle) . 4 internal banks for concurrent operation . 136 Ball FBGA . Differential clock inputs (CK and CK) . Maximum clock frequency up t0 800MHz . Commands entered on each positive CK edge . Maximum data rate up t0 1.6Gbps/pin * CAS latency : 4, 5, 6, 7, 8, 9, 10, 11 (clock) . DLL for outputs . Additive latency (AL): 0 and l (clock) . Boundary scan function with SEN pin . Programmable Burstlength : 4 and 8 . Mirror function with MF pin . Programmable Write latency : 1, 2, 3, 4, 5, 6 and 7 (clock)
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
