| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact | |
| RPE131911COG220J100M | murata | dc08+ | 7620 |
|
 |
||
| RPE131911COG220J100M | murata | IN STOCK!P | dc01 | 7620 |
|
|
|
| RPE131911COG220J100M | murata | dc01 | IN STOCK!Pack: 2000/ | 7620 |
|
||
| RPE131911COG220J100M | murata | IN STOCK!P | dc01 | 100% real stock | 7620 |
|
|
| RPE131911COG220J100M | murata | IN STOCK!P | dc01 | 7620 |
|
||
| RPE131911COG220J100M | murata | IN STOCK! | dc01 | 7620 |
|
|
|
| RPE131911COG220J100M | murata | dc01 | IN STOCK! pack: 2000 | 7620 |
|
||
| RPE131911COG220J100M | murata | dc01 |
|
||||
| RPE131911COG220J100M | murata | STK: 2000/ | dc01 | STK: 2000/ammo/leade | 2575 |
|
|
RPE131911COG220J100M Datasheet This device contains two independent positive-edge-triggered D-type flip-flops. A low level at the preset (PRE) or clear ( LR) input sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup-time requirements are transferred to the outputs on the low-to-high transition of the clock (CLK) pulse. Clock triggering occurs at avoltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs. RPE131911COG220J100M Price
RPE131911COG220J100M on stock Note l: Absolute maximum ratings are those values beyond which the life of a device may be impaired. Note 2: Nonlinearity and monotonicity are defined from code 4 to code 255 for the LTC1665 and from code 20 to code 1 023 for the LTC1660. See Applications Information. Note 3: Digital inputs at OV or Vcc. Note 4: Load is 10kl in parallel with lOOpF.
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
