| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact |
|
RPE131-911X7R103K50M6235-500 Datasheet The BTS 7700 G is part of the TrilithIC family containing three dies in one package: One double high-side switch and two low-side switches. The drains of these three vertical DMOS chips are mounted on separated leadframes. The sources are connected to individual pins, so the BTS 7700 G can be used in H-bridge- as well as in any other configuration. The double high-side is manufactured in SMART SIPMOS~ technology which combines low RDSON vertical DMOS power stages with CMOS control circuitry. The high-side switch is fully protected and contains the control and diagnosis circuitry. To achieve low RDSON and fast switching performance, the low-side switches are manufactured in S-FET logic level technology. The equivalent standard product is the BU2104 SL. RPE131-911X7R103K50M6235-500 Price
RPE131-911X7R103K50M6235-500 on stock Some CCDs have large transient output signals during blanking intervals. Such signals may exceed the VSP2232's 1-Vp_p input signal range and would overdrive the VSP2232 into saturation. Recovery time from the saturation could be substantial. To avoid this, the VSP2232 has an input blanking (or preblanking) function. When PBLK goes to low, the CCDIN input is disconnected from the internal CDS stage and large transients are prevented from passing through. The VSP2232's digital outputs will go to all zeros at the 11th rising edge of ADCCK from just after PBLK set to low to accommodate the clock latency of the VSP2232. In this mode, the digital output data comes out at the rising edge of ADCCK with a delay of 11 clock cycles (data latency is 11). In the normal operation mode, it is dierent from the preblanking mode. The digital output data comes out at the rising edge of ADCCK with a delay of nine clock cycles (data latency is 9). |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
