ADMap-14  > QS7202-25P

suppliers of QS7202-25P and PDF data of QS7202-25P

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  

QS7202-25P Datasheet

Characteristics Symbol Test Condition Min Typ. Max Unit
Collector cut-off current ICBO VCB = -50 V, IE = O -100 nA
Emitter cut-off current IEBO VEB = -7 V, lC = 0 -100 nA
Collector-emitter breakdown voltage V (BR) CEO IC = -10 rTiA, lB = O -50 V
hFE (1) VCE = -2 V, lC = -0.3 A 200 500
DC current gain hFE (2) VCE = -2 V, lC = -1.0 A 100
Collector-emitter satu ration voltage VCE (sat) IC = -1.0 A, lB = -0.033 A -0.2 V
Base-emitter saturation voltage VBE (sat) IC = -1.0 A, lB = -0.033 A -1.1 V
Collector output capacitance Cob VCB = -10 V, IE = O, f = 1 MHz 20 pF
Rise time tr See Figure l circuit diagram. 60
Switching time Storage time tstg vcc N -30 V, RL = 30 (1 250 ns
Fall time tf -IBl = lB2 = -33 mA 90


QS7202-25P Price
(3) The products described in this material are intended to be used for standard applications or gen- eral electronic equipment (such as office equipment, communications equipment, measuring in- struments and household appliances). Consult our sales staff in advance for information on the following applications: . Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body. . Any applications other than the standard applications intended.
QS7202-25P on stock
The A3197LLT and A3197LU latches have been optimized for use in automotive ring magnet sensing applications. Such applications include transmission speed sensors, motor position encoders, and wheel bearing speed sensors. Special care has been taken to optimize the operation of these devices in automotive subsystems that require ISO DP9637 protection but NOT operation. Undervoltage lockout is in- cluded to prevent propagation of false logic pulses during low battery, cold-start conditions. Noise suppression is included to prevent false switching of the device when subjected to ISO transients. Short-circuit protection is included to prevent damage caused by pinched wiring hamesses.
12t for Fusing for One Cycle 8.3 ms, 100% VRRM reapplied, TJ = 1500C l2t 13,190 A2 sec 8.3 ms, No VRRM reapplied, TJ = 1500C l2t 18,650 A2 sec 10 ms, 100% VRRM reapplied, TJ = 1500C l2t 14,450 A2 sec 10 ms, No VRRM reapplied, TJ = 1500C l2t 20,430 A2 sec