| PARAMETER | TEST CONDtTIONS | MIN T\tP MAX 25 36 | UNIT MHz |
| fmax Maximum clock frequenc'/ | CL =15pF, RL = 2 kSZ. | 18 27 | ns |
| tPLH Propagation delay time.low-to-highjevel output from clock tPHL Propagation dela~t time, high-to-low-tevel output from clock | See Figu re 1 | 21 32 | ns |
| | | |
When a card socket is selected, it becomes a candidate to drive data on the DATA pin and likewise receive data from the DATA pin. When a card socket is deselected, the voltage on its l/OA,B pin will be disabled and set to LOW. If both cards are deselected, a weak pull-up ensures that the DATA pin is held HIGH.