ADMap-16  > QM20-14PAL-PR

suppliers of QM20-14PAL-PR and PDF data of QM20-14PAL-PR

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  

QM20-14PAL-PR Datasheet
1. Startlng up Insert a l,5 V banery checking up that it is the correct way up. The clock hands will switch to receive DCF signal. On recehnng the DCF signal and after pro- cess;ng the dala mtemally (approx: 2inJ the clock wiil'set to correct DCF time (Central European Time-CE7l. 7his process has to ba repeated aftar changing batteW. Dtjring receplion the ctock stiould not be mavecl. If Ihe c{ock is unaWe to achieve successtull rEceplion it will stay set at the same time and attempt to receive the tlme signal again after 2 hours. If this happens try placing the clock in a diffefenl 10cation. But rirst, remove the battery far about l minute and replace it.
QM20-14PAL-PR Price

Characteristics Symbol Conditions Min Typ Max Unit
Peak Reverse Current IRM Tj=25'IC, VRM= VRRM 1 0 A
Peak Forward Voltage VFM Tj=25'IC, IFM= 1 A 1.15 V
Reverse Recovery Time trr IFM= 1 A, -di/dt= 50 A/ccS, Ta=251C 1 50 ns
Without Fin or P.C.Board 140 'LC/W
Thermal Resistance Rth(j-a) P.C.Board mounted * 100 'LC/W


QM20-14PAL-PR on stock

J
_ ___ td{off1
I ff
__- td(on, f
0 RG, GATE RESISTOR


Automatic Standby. If CMOS levels (Vcc+ 0.2V) are used to drive the bus and the bus is inactive for 150ns or more the memory enters Automatic Standby where the internal Supply Current is re- duced to the Standby Supply Current, ICC2. The Data Inputs/Outputs will still output data if a Bus Read operation is in progress.