ADMap-17  > QL4016-4PF144I

suppliers of QL4016-4PF144I and PDF data of QL4016-4PF144I

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  
QL4016-4PF144I QUICKLOGIC  QFP144  00+   
    Koben Electronics Co.,Ltd.
  • Contact:Forrest Zhu
  • Tel:86-755-82579966
  • Fax:86-755-23816068
  • Email: forrest2016@ekoben.com


QL4016-4PF144I QUICKLOGIC  QFP144  00+  HOT OFFER 
    XIA SONG ELECTRONICS CO.,LTD
  • Contact:helen chen
  • Tel:86-755-25801614
  • Fax:86-755-25801614
  • Email: xiasongdz3@163.com



QL4016-4PF144I Datasheet
Power Transfer Power transfer to the LR1512 is accomplished by radio frequency at 13.56 MHz via coupling anten- nas in the LR1512 and in the VCD. The RF operat- ing field of the VCD is transformed on the LR1512 antenna as an AC voltage which is re-dressed, fil- tered and internally regulated. The amplitude modulation (ASK) on this received signal is de- modulated by the ASK demodulator.
QL4016-4PF144I Price
s If you are having problems with high current in Micro Power O mode, then refer to the next section in this application note for the description of a known problem with high current on the ElanSC300 microcontroller evaluation board. If you are experiencing a different problem with higher than expected current, then isolate the VCC power input that is drawing the current to the ElanSC300 microcontroller's internal power planes. Next, check the voltage level on each individual signal powered by (VCCIO) or clamped to (VCC Clamp) that power plane to determine if that plane is being back-powered by one or more pins. If you leave DRAM powered up, then you must also either leave VMEM powered up or make sure that the ElanSC300 microcontroller's DRAM control signals are held at o V.
QL4016-4PF144I on stock

Pin No. Pin No.
(40-Pin (44-Pin Flat
Package) Package) Symbol Description
1 40 L-E4 LCD segment driver for L(logic LOW"), polarity, and "e" segment of most significant digit (MSD).
2 41 AGD4 LCD segment drive for "a," "g " and "d" segments of MSD.
3 42 BC4P3 LCD segment drive for "b" and "c" segments of MSD and decimal point 3.
4 43 HFE3 LCD segment drive for H ("logic HIGH"), and "f' and "e" segments of third LSD.
5 44 AGD3 LCD segment drive for "a," "g " and "d" segments of third LSD.
6 1 BC3P2 LCD segment drive for "b" and "c" segments of third LSD and decimal point 2.
7 2 OFE2 LCD segment drive for "overrange," and "f' and "e" segments of second LSD.
8 3 AGD2 LCD segment drive for "a," "g " and "d" segments of second LSD.
9 4 BC2P1 LCD segment drive for "b " and "c" segments of second LSD and decimal point l.
10 5 PKFE1 LCD segment drive for "hold peak reading," and "f' and "e" segments of LSD.
1 1 6 AGD1 LCD segment drive for "a," "g " and "d" segments of LSD.
12 7 BCIBT LCD segment drive for "b" and "c" segments of LSD and "low battery."
13 8 BP3 LCD backplane3.
14 9 BP2 LCD backplane #2.
15 10 BP1 LCD backplane #1.
1 1 VDISP Sets peak LCD drive signal: VPEAK = (VDD) -VDISP. VDISP may also be used to compensate for temperature variation of LCD crystal threshold voltage.
16 12 DGND Internal logic digital ground, the logic "0" level. Nominally 4.7V below VDD.
17 13 ANNUNC Square-wave output at the backplane frequency, synchronized to BPl. ANNUNC can be used to control display annunciators. Connecting an LCD segment to ANNUNC turns it on; connecting it to its backplane turns it off.
18 14 LOGIC Logic mode control input. When connected to VDD, the converter is in logic mode. The LCD displays "OL" and the decimal point inputs control the HIGH and LOW annunciators. When the "low" annunciator is on, the buzzer will also be on. When unconnected or connected to DGND, the TC820 is in the voltage/frequency measurement mode. This pin has a 5ccA internal pull-down to DGND.
19 15 RANGE/ Dual-purpose input. In range mode, when connected to VDD, the integration time
FREQ will be 200 counts instead of 2000 counts and the LCD will display the analog input divided by 10. (See text for limitation with TC820.) In frequency mode, this pin is the frequency input. A digital signal applied to this pin will be measured with a l-second time base. There is an internal 5ccA pull-down to DGND.


TERMINAL
NAME NO. DESCRIPTION
Vs l Voltage input
OV 2 Input side common
OV 3 Input side common
OV 12 Output side common
+VOUT 13 +Voltage out
-VOUT 14 -Voltage out
15, 16, 17, NC 26, 27 Not connected
SYNC 28 Synchronization pin