ADMap-18  > PC1601SRU-FEB-B PC1601SRU-FEB-B PC1601SRUFEBB

suppliers of PC1601SRU-FEB-B PC1601SRU-FEB-B PC1601SRUFEBB and PDF data of PC1601SRU-FEB-B PC1601SRU-FEB-B PC1601SRUFEBB

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  

PC1601SRU-FEB-B PC1601SRU-FEB-B PC1601SRUFEBB Datasheet
The ADSP-216x processors write data from their 16-bit regis- ters t0 24-bit program memory using the PX register to provide the lower eight bits. When the processor reads 16-bit data from 24-bit program memory to a 16-bit data register, the lower eight bits are placed in the PX register.
PC1601SRU-FEB-B PC1601SRU-FEB-B PC1601SRUFEBB Price
After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip iS tEC. If the boot block lockout feature has been enabled, the data in the boot sector will not be erased.
PC1601SRU-FEB-B PC1601SRU-FEB-B PC1601SRUFEBB on stock

Input Filter Pi Type
Input Surge Voltage (1 00 ms max.) 1 2V Input 36VDC
24V Input 50VDC
48V Input 100VDC
Input Reflected Ripple (nominal Vin and full load) 20mAp-p
Start Up Time (nominal Vin and constant resistor load) 600ms typ.
Remote ON/OFF (see note 8) DC-DC ON Open or 3.5V < Vr < 12V
DC-DC OFF Short or OV < Vr < 1.2V
Remote OFF input current Nominal input 2.5mA
Output Power 8W max.
Output Voltage Accuracy (full Load and nominal Vin) +2%
Minimum Load (see Note l) 10% of FL
Line Regulation (LL-HL at full load) ±02%
Load Regulation (25% t0 100% FL) Sin gle ±0.5%
Dual +1%
Cross Regulation (asymmetrical load 25%/100% FL) +5%
Ripple and Noise (20MHz bandwith) 50mVp-p
Temperature Coefficient +0.02%/oC, max.
Transient Response (25% load step change) 200US
continued on next page


8 3ms Single Half Sine-Wave (JEDED Method)
1 j L
jj
----