| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact | |
| PBDF101 | . | . | . | 2700 |
|
 
|
|
PBDF101 Datasheet The control register is accessed with a special pream- ble in the slave byte (1011) and is located at address 1FFh. It can only be modified by performing a byte write operation directly to the address of the register and only one data byte is allowed for each register write operation. Prior to writing to the control register, the WEL and RWEL bits must be set using a two step process, with the whole sequence requiring 3 steps. See "Writing to the Control Register". PBDF101 Price
PBDF101 on stock NOTES IAD9022 load is a single LS latch. 2RMS signal-to-rms noise with analog input signal l dB below full scale at specified frequency. Tested at 55% duty cycle 3Intermodulation measured with analog input frequencies of 8.9 MHz and 9.8 MHz at 7 dB below full scale. 4PSRR is sensitivity of offset error to power supply variations within the 5% limits shown.
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
