| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact |
|
PB15-72-24A2G Datasheet 2 ..3 ..6 11 12 13 15 23 23 23 26 29 30 35 36 37 43 43 45 45 45 46 49 49 51 53 54 55 56 57 58 59 59 60 62 64 65 66 68 68 69 PB15-72-24A2G Price The data memory address space includes on chip RAM, 1/0 and registers. Data memory is addressed directly by the in- struction or indirectly through B, X and SP registers. The de- vice has 64 bytes of RAM. Sixteen bytes of RAM are mapped as "registers", these can be loaded immediately, decremented and tested. Three specific registers: X, B, and SP are mapped into this space, the other registers are avail- able for general usage. Any bit of data memory can be directly set, reset or tested. 1/0 and registers (except A and PC) are memory mapped; therefore, l/0 bits and register bits can be directly and indi- vidually set, reset and tested. PB15-72-24A2G on stock Various Types The Hyperstone El -32X RSC/DSP family is available in various types. The external data bus-width is 32 bit and 16 bit for the El-32Xand El -16 series, respectively. The package types for the El -32X series are 144-pin TQ FP (20 x20 x 1.4mm) and 160-pin PQ FP (28 x 28 x 3.4mm), whereas the El -16X series comes in a very compact (14 x 14 x 1.4mm) 100-pin TQ FP package. Each type has 8 kByte on-chip RAM and maximum clock rates of up t0 80 MHz. DnAutorMtlo_ KUlo SucooN Tr r, SCxlE6 qate-array family is tuHy supported by AOVANCAD, a highly sophisticated CAD systom tor the devetopment ot VI_SIAS~Cs.ADVANCAO is based on ,ndustrY standard softwara oackao&s suppiemented with the Siemen8 Log,c Design System (SLDS). available for uae 01 00pular en{linootlng wotkstations. |
