ADMap-21  > N5AC312

suppliers of N5AC312 and PDF data of N5AC312

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  
N5AC312   江源库存  PLCC     
    GuangzhouJiangYuanElectronicsc..
  • Contact:chenhuanrong
  • Tel:86-020-81875062
  • Fax:
  • Email: jiangy3168@126.com
N5AC312 INTEL.ALTERA  PLCC28    our own stock  136 
    HK CHISHING ELECTRONICS COM
  • Contact:Maggielee
  • Tel:86-755-61303995
  • Fax:86-755-61306028
  • Email: maggielee@zcicgs.com.cn
N5AC312 INTEL.ALTERA  our own st      PLCC28 
    HK CHISHING ELECTRONICS CO.,
  • Contact:maggielee
  • Tel:86-755-61303995
  • Fax:86-755-61306028
  • Email: maggielee@zcicgs.com.cn

N5AC312 Datasheet

1' - RMS VALUE OF :: 60 CPS TEST .-
1 CURRENT SEr ECIUAL
k r010 %( )F lz
L 1 1 rj I 1 L L 1 l 1L 1
1- - 1 l 1 N 1993 A
L 1' I
1N2 19701
L 1 1L 1 d
1 L
1N3996A'I II


N5AC312 Price

^ LoJI
f l741 i i
i 1 2 3 ^
-In' _ PIN l.BASE 2.COLLEC11 3.EMrfTER 4.COI_LEC11 )R )Rl eJ L
MILLIMETERS
DIM MIN MAX
A B F G H J K L M o 14.88 5.01 13.06 3.57 2.42 1.12 0.72 4.22 1.14 2.20 0.33 2A8 3.70 10.42 6.52 14.62 4.07 1.36 0.96 4.98 1.38 2.97 0,55 2.98 3.90


N5AC312 on stock
The PVX-4130 requires a TTL gate signal, a high voltage DC power supply and optional DC offset supply inputs. The output pulse width and frequency are controlled by the gate signal. The pulse output voltage is controlled by the amplitude of the input DC power supplies. When the input gate is high, the VHIGH supply is connected to the output. When the input gate is low, the VLOW supply

SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNIT
V(BR)DSS VGS(TO) RDScON) IGSS IDSS Drain-source breakdown voltage Gate threshold voltage Drain-source on-state resistance Gate-source leakage current Zero gate voltage drain current VGS = 0 V; ID = 0.25 mA; Tj = -55aC VDS = VGS; ID = 1 mA Tj = 175aC Tj = -55aC VGS = 10 V; ID = 25 A VGS = 5 V; ID = 25 A VGS = 4.5 V; ID = 25 A VGS = 5 V; ID = 25 A; Tj = 1750C VGS = +10 V; VDS = 0 V; VDS = 55 V; VGS = 0 V; Tj = 175aC 55 42 1 0.5 1.5 3.2 3.6 3.8 6.2 0.02 0.05 2 2.3 4.2 4.5 5 9.5 100 10 500 V V V V V nA cCA cCA
Qg(tot) Qgs Qgd Total gate charge Gate-source charge Gate-drain (Miller) charge ID= 100 A; VDD= 44 V; VGS = 5 V 226 36 1 06 nC nC nC
td on tr td off tf Turn-on delay time Turn-on rise time Turn-off delay time Turn-off fall time VDD = 30 V; RD = 1.2 I VGS = 10 V; RG = 5.6 I Resistive load 26 118 848 336 ns ns ns ns
Ld Ld Ls Internal drain inductance Internal drain inductance Internal source inductance Measured tab to centre of die Measured from drain lead to centre of die Measured from source lead to source bond pad 3.5 4.5 7.5 nH nH nH
Ciss Coss Crss Input capacitance Output capacitance Feedback capacitance VGS = 0 V; VDS = 25 V; f= 1 MHz 1 3 1 900 1250 nF pF pF