ADMap-22  > N02L163WN1AB2-55I

suppliers of N02L163WN1AB2-55I and PDF data of N02L163WN1AB2-55I

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  
N02L163WN1AB2-55I AM    2009  original  2360 
    EAST WIN TECHNOLOGY(HK)ELECTRO..
  • Contact:Philip chen
  • Tel:852-27592923/0755-83226762/88820516
  • Fax:852-27592926/0755-82518619
  • Email: philip.chen@eastwinelec.com



N02L163WN1AB2-55I Datasheet

\BUCK VOL JT= 5V
er IIDGED
SEE ONT THIS -YPICAL APPLICATION - HE FIRST PAGE OF DATA SHEET


N02L163WN1AB2-55I Price
At a minimum, a double-sided printed-wiring board (PWB) with a large component-side ground plane beneath the transceiver must be used. In applications that include many other high-speed devices, a multi- layer PWB is highly recommended. This permits the placement of power and ground on separate layers, which allows them to be isolated from the signal lines
N02L163WN1AB2-55I on stock

Specification
Parameter Min Typ. Max Unit Condition
High Power State (VMODE LowJ Frequency Range Linear Gain Second Harmonic Third Harmonic Maximum Linear Output Power (CDMA Modulation) Total Linear Efficiency Adjacent Channel Power Rejection Input VSWR Output VSWR Noise Power 824 26 28 29 -35 -40 35 -48 -57.0 -135 849 -45 -54.5 <2:1 10:1 6:1 MHz dB dBc dBc dBm % dBc dBc dBm/Hz Typical Performance at Vcc=3.2V, VREG=2.85V, TAMB=250C, Frequency=824MHz t0 849MHz (unless otherwise specified) Vcc=3.2V, POUT=28dBm (room temperature) ACPR@885kHz, POUT=Max POUT ACPR@1980kHz, POUT=Max POUT No damage. No oscillations. >-70dBc At 45MHz offset.
Low Power State (VMODE High) Frequency Range Linear Gain Second Harmonic Third Harmonic Maximum Linear Output Power (CDMA Modulation) Adjacent Channel Power Rejection Input VSWR Output VSWR 824 18 16 21 -35 -40 -51 -62 849 -46 -59 2.5:1 10:1 6:1 MHz dB dBc dBc dBm dBc dBc Typical Performance at Vcc=3.2V, VREG=2.85V, TAMB=250C, Frequency=824MHz t0 849MHz (unless otherwise specified) ACPR@885kHz, POUT=Max POUT ACPR@1980kHz, POUT=Max POUT No damage. No oscillations. >-70dBc


Additional features include thermal shutdown to prevent catastrophic switch failure from high-current loads, undervoltage lockout to ensure that the device remains OFF unless there is a valid input voltage present, and 3.3 V and 5 V logic-compatible enable inputs.