|
| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact |
|
MXWM-72 Datasheet The SDATA pin, like Dl0, is a bidirectional, three-state serial bus. Unlike Dl0, a weak pull-up or pull-down re- sistor keeps the last value on the bus for systems that cannot tolerate three-state inputs. The data on this pin consists of eight-bit bytes transmitted least significant bit (LSB, DO) first. The master/slave protocol is con- trolled entirely with software. MXWM-72 Price Features . Operating voltage. (+2V +18V) * Low input noise voltage. (0.8 uv rms typ.) . Wide gain bandwidth product. (15MHz typ.) . Low distortion. (0.0005% typ.) . Slew rate. (5V/j.ZS typ.) MXWM-72 on stock
The QS33X253 is a high-speed CMOS 24:6 (3, dual 4:1) multiplexer/ demultiplexer.The QS33X253isa memberofthe MultiWidth 7 family and is functionally compatible to three ofthe QuickSwitch version ofthe 74F253, 74FCT253, and the 74ALS/AS/LS253 Dua14:1 multiplexers.Thelow ON resistance ofthe QS33X253 allowsinputsto beconnectedtooutputs without adding propagation delay and without generating additional ground bounce n oise. TTL-compatible control circuitry with "Break-before-make" featu re avoids bus contention on the demux side. This part is ideal for video switching and fou rway memory bank inte rleaving a p plications. |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||