suppliers of MXSMCJLCE17TR and PDF data of MXSMCJLCE17TR

6. An initial pause of lOOUs is required after power- up, followed by eight RAS# refresh cycles (RAS#- ONLY or CBR with WE# HIGH), before proper device operation is ensured. The eight RAS# cycle wake-ups should be rep eated an y tim e th e tREF refresh requirement is exceeded. 7. AC characteristics assume tT = 2.5ns. 8. VIH (MIN) and VIL (MAX) are reference levels for m easu rin g tim in g o f in p ut sign als. Tran sitio n tim es are measured between VIH and VIL (or between VIL and VIH). 9. In addition to meeting the transition rate sp ecification , all in p ut sign als m u st tran sit between VIH and VIL (or between VIL and VIH) in a monotonic manner. 10. If CAS# and RAS# = VIH, data output is High -Z. 11. If CAS# = VIL, data output may contain data from the last valid READ cycle. 12. Measured with a load equivalent to two TTL gates and lOOpF; an d VOL = 0.8V an d VOH = 2V. 13. If CAS# is LOW at the falling edge of RAS#, output data will be maintain ed from the previous cycle. To initiate a new cycle and clear the data- out buffer, CAS# must be pulsed HIGH for tCP. 14. The tRAD (MAX) limit is no longer specified. tRAD (MAX) was sp ecified as a referen ce p oin t only. If tRAD was greater th an the specified tRAD (MAX) limit, then access tim e was controlled exclusively by tAA (tRAC and tCAC no longer applied). With or without the tRAD (MAX) limit, tAA, tRAC, an d tCAC m u st always be m et. 15. The tRCD (MAX) limit is no longer specified. tRCD (MAX) was sp ecified as a referen ce p oin t only. If tRCD was greater than the specified tRCD (MAX) limit, then access tim e was controlled exclusively by tCAC (tRAC [MIN] no longer applied). With or without the tRCD limit, tAA and tCAC must always be met. 16. Either tRCH or tRRH must be satisfied for a READ cycle .