ADMap-27  > MBM29DL161BE-70PBT

suppliers of MBM29DL161BE-70PBT and PDF data of MBM29DL161BE-70PBT

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  

MBM29DL161BE-70PBT Datasheet

Vcc = GND VBAT = 3V
RRES = 10kl
VRES = Vcc
|
|


MBM29DL161BE-70PBT Price
All instructions are synchronized off a high to low transition of CE#. The first low to high transition on SCK will initiate the instruction sequence. Inputs will be accepted on the ris- ing edge of SCK starting with the most significant bit. Any low to high transition on CE# before the input instruction completes will terminate any instruction in progress and return the device to the standby mode.
MBM29DL161BE-70PBT on stock

B RSTN I PHIS System reset ( active low )
B_GP_OUT[l:0] 0 PHOB2 General purpose output
B_BMODE[l:0] I PHIC TeakLite boot mode selection [0] = simple reset [1] = boot from Host CPU ( normal mode ) [2] = boot from JTAG ( emulation mode ) [3] = self-booting ( test mode )
Board / PLL B TMODE I PHIC Test Mode Enable (DSP view, Scan Test, Memory BIST, PLL Test) [0] Normal, [1] Test Mode
interface B NMODE I PHIC NAND tree test mode [0] Normal, [1] NAND tree test mode
B NTR B PHTBCT4 ATM Network Timing Reference
B EXT CLK I PHIC external clock
B MSC CLK I PHIC misc. clock for BIRA test
P XTAL IN I XTAL input for clock.
P XTAL OUT 0 PHSOSCM26 XTAL output for clock.
P PLL FILTER 0 POAR50 ABB Internal PLL pump out connected to filter.


Recovery from Backup Mode. While the boost con- verter is running, the main battery is restored. This causes the external MOSFET's body diode to conduct and VFB iS pulled higher than (VREF - 6%). BACKUP deasserts and the boost conve rterfinishes itslast cycle.