| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact | |
| MBLIC1S04AB | ALCATEL | CDIP28 | N/A | new stock | 400 |
|
 
|
| MBLIC1S04AB | CDIP28 | ALCATEL | 04+ |
|
|
MBLIC1S04AB Datasheet The output of the error amplifier can be clamped below 4.4V in order to reduce the maximum voltage allowed across the current sensing resistor to less than lV. The supply current will increase by the value of the output source current when the output voltage of the error amplifier is clamped. MBLIC1S04AB Price 7.0 FUNCTIONAL SPECIFICATION The PD11394P22 requires only an external 24.576 MHz crystal as a reference. An external clock can be provided instead of a crystal. An internal oscillator drives an internal phase-locked loop (PLL), which generates the required 393.216 MHz reference signal. This reference signal is internally divided to provide the clock signals used to control transmission of the outbound encoded Strobe and Data information. A 49.152 MHz clock signal, supplied to the associated LLC for synchronization of the two chips, is used for resynchronization of the received data. The Power Down (PD) function, when enabled by asserting the PD terminal high, stops operation of the PLL and disables all circuits except the cable bias detectors at the TPB terminals. The port transmitter circuitry and the receiver circuitry are also disabled when the port is disabled, suspended, or disconnected. MBLIC1S04AB on stock The nominal cell voltage is l.5V and can operate down to an end point voltage of 0.8V under most condifions of load and temperature. Maximum open circuit voltage is typically l .56V per cell. The recommended end voltage for single cell operation at room temperature is 0.8V increasing t0 0.9V per cell when 6 0r more series cells are used. 0 1 2 0 0 1 7 V A 0 2 2 1 7 V I 4 W O N ) s 0 ( 0 4 u I Z a O N v a d w J v w a H i i N a i S N v a a |
