|
| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact | |
| KSB1116ALTA | N/A | 09+ | 现货热卖，全新原装，欢迎来电 | 2400 |
|
||
| KSB1116ALTA | 1598 | new&origin | N/A | 2008+ |
|
||
| KSB1116ALTA | FSC | 0 | 0 | 现货订货，只做全新原装货 | 1598 |
|
|
KSB1116ALTA Datasheet As stated above, the input source for each of the registers is programmable. The 3-bit MUX field within each control register selects one of seven possible input sources for the ND conversion. The list of input sources is as follows: KSB1116ALTA Price ( d d ) q o ] ( p l n o y o a u o o u d e l n d : ; o E d E o i n d l n o i o l o o I I o j U U 0 1 n d l n o m 1 o U KSB1116ALTA on stock unit (-)300 v (-)300 v (-)5 v (-) 100 mA ( -) 200 mA 1.5 w 7 W 150 0C -55 to +150 0C I OperatIon The 64-bit shift register reads the data input to Sli or Sl2 0n the rising edge of the CLOCK input. The data from Sli are read in l-bit t0 32-bit of shift register and the data from Sl2 are read in 33-bit t0 64-bit. The latch circuit operates depending on the levels of CONT and LATCH ; it reads the data of the shift register when their levels are the same, and it holds the data of the shift register when they differ. The latch data are output to the respective drivers when AERi is low and BEN is high. The driver output transistor turns on when the latch data are high and turns off when low. Turning AEN high or BEN low makes all driver output transistors go off. All driver output transistors go off when power supply voltage becomes lower than VDET regardless of N- all input signals.
|
||||||||||||||||||||||||||||||||||||||||||
