| JEDEC PARAMETER NAME | PARANETER NAME | DESCRIPTION | CYCLE TIME : 85ns (Vcc=1.9~3.6V) MIN. TYP. MAX. | CYCLE TIME : 100ns (Vcc=1.9~3.6V) MIN. TYP. MAX. | UNITS |
| tAVAX | tRC | Read Cycle Time | 85 | | | 100 | | | ns |
| tAVQX | tAA | Address Access Time | | | 85 | | | 100 | ns |
| tELQV | tACS | Chip Select Access Time (CE) | | | 85 | | | 100 | ns |
| tBLQV | tBA(1) | Data Byte Control Access Time (LB, UB) | | | 40 | | | 50 | ns |
| tGLQV | tOE | Output Enable to Output Valid | | | 40 | | | 50 | ns |
| tELQX | tCLZ | Chip Select to Output Low Z (CE) | 15 | | | 15 | | | ns |
| tBLQX | tBE | Data Byte Control to Output Low Z (LB, UB) | 15 | | | 15 | | | ns |
| tGLQX | tOLZ | Output Enable to Output Low Z | 15 | | | 15 | | | ns |
| tEHQZ | tCHZ | Chip Select to Output High Z (CE) | | | 35 | | | 40 | ns |
| tBHQZ | tBDO | Data Byte Control to Output High Z (LB, UB) | | | 35 | | | 40 | ns |
| tGHQZ | tOHZ | Output Enable to Output High Z | | | 35 | | | 40 | ns |
| tAVQX | tOH | Data Hold from Address Change | 15 | | | 15 | | | ns |
| | | | | | | | | |
These materials are solely intended for a customer's individual use. Therefore, without the prior written approval of Panasonic, any other use such as reproducing selling, or distributing this material to a third party, via the Internet or in any other way, is prohibited
