ADMap-50  > ECEV1JA2R2R

suppliers of ECEV1JA2R2R and PDF data of ECEV1JA2R2R

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  
ECEV1JA2R2R PANASONIC    N/A  Please contact Mr. G  5+ 

ECEV1JA2R2R Datasheet
In Discontinuous mode, when the inductor current drops to 0 A, the voltage at the SW pin rings, due to the capacitance in the resonant LC circuit formed by the inductor and the capacitance ofthe switch and the diode. This ringing is low-frequency and is not harmful. It can be damped with a resistor across the inductor, but this reduces efficiency and is not recommended.
ECEV1JA2R2R Price

r
- r
'm ax
J
j rj
J r
1' fp
j
r
0 50 h parametere=(VCE) 100 QC 150 -- TA


ECEV1JA2R2R on stock

(2)With a 50 rmn x 50 mm x 2 mm A! heat sink I II
(1j


Pin No. Name FUnC tion
1-3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19-2 5 26 27 28 D 3 -D 1 DO (LSB) NC +Vs GND ENCODE GND +VS GND AIN -Vs +Vs -Vs GND COMP Dll (MSB) D 10-D4 +Vs -Vs GND Digitaloutput bits ofADC; TTL compatible. Least significant bit ofADC output; T T L compatible. No Connection Internally +5 V Power Supply G round Encode clock input to AD C. Internal T/H is placed in hold mode (ADC is encoding) on rising edge ofencode signal. G round +5 V Power Supply Ground Noninverting input to T/H amplifier. -5.2 V Power Supply +5 V Power Supply -5.2 V Power Supply G round Should be connected to -Vs through 0.1 cd capacitor. Most significant bit ofADC output; T T L compatible. Digitaloutput bits ofADC; TTL compatible. +5 V Power Supply -5.2 V Power Supply G round