The value of the counter is stored in nonvolatile data register Level o of the corresponding WCR whenever CS transitions HIGH while the SCL and WP inputs are HIGH (See Table l). During a "Store" operation bits WCRSell and WCRSelo in the status register must be both "0", which is their power up default value. Other combinations are reserved and must not be used.
| | | | | | | | | -1 | MHz |
| | | | | | | | | | |
| j | | | | | | | | | |
| j | -_ - | j | | | | | | | |
| | | j | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | (F | 'r P | .P, | mi | nus 8 | ign | omil | ,te | d) |
| | | | | | | | | |
Typical applications include variable gain amplification for fiberoptic systems at data rates in excess of the l.24 Gb/s SONET standard, mobile radio and satellite receivers, millimeter wave receiver IF amplifiers and communications receivers.
