| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact | |
| ADP1111ARZ5 | ad | dc08+ | 38 |
|
 |
||
| ADP1111ARZ5 | ad | IN STOCK!P | dc0512 | 38 |
|
|
|
| ADP1111ARZ5 | AD | 08+ | 8-10W | 50 |
|
||
| ADP1111ARZ5 | ad | dc0512 | IN STOCK!Pack: 98/tu | 38 |
|
||
| ADP1111ARZ5 | ad | dc0512 | IN STOCK!Pack: 50/tu | 38 |
|
||
| ADP1111ARZ5 | ad | IN STOCK!P | dc0512 | 38 |
|
||
| ADP1111ARZ5 | ad | ad | dc0512 | 58 |
|
||
| ADP1111ARZ5 | ad | IN STOCK! | dc0512 | 38 |
|
|
|
| ADP1111ARZ5 | ad | 38 |
|
||||
| ADP1111ARZ5 | ad | ad | dc0512 | 58 |
|
||
| ADP1111ARZ5 | ad | dc0512 | IN STOCK! pack: 98/t | 38 |
|
||
| ADP1111ARZ5 | ad | dc0512 |
|
||||
| ADP1111ARZ5 | ad | ad | dc0512 | 58 |
|
||
| ADP1111ARZ5 | ad | dc0512 | INSTOCK!vpe:98/tube/ | 38 |
|
|
ADP1111ARZ5 Datasheet When the overload condition forces the output voltage to drop the maximum current delivered falls from approximately l.9 amps to less than l.5 amps. This feature keeps the short circuit dissipation low and forces the output voltage to collapse rapidly thereby preventing operation in an abnormal condition. Combined with the "Power Ready" signal (see below), this foldback of the output current prevents power cycling of the downstream converters. ADP1111ARZ5 Price Two power supplies to the array are required-nominally +5 and -10V. The clock and stari timing signals may be at TTL level, and may be supplied from other parts of the system or generated by using a simple circuit such as that shown on Figure 6. In this circuit, the start pulse is obtained by count- ing clock pulses. By setting the appropriate switches, the number of clock periods, n, between start pulses may be set at any desired value greater than or equal to N, the number of elements in the array. However, the total time between start pulses tL = n/fS should not exceed approximately 40 ms (at room temperature) to prevent integrated dark current from making a significant contribution to the output charge. ADP1111ARZ5 on stock
FB/SENSE (Pin 12): The feedback pin is used to set the output voltage using an external voltage divider that gen- erates l.22V at the pin for the desired output voltage. The 5V fixed output voltage parts have the divider included on the chip and the FB pin is used as a SENSE pin, connected directly to the 5V output. Three additional functions are performed by the FB pin. When the pin voltage drops below 0.6V, switch current limit is reduced and the exter- nal SYNC function is disabled. Below 0.8V, switching frequency is also reduced. See Feedback Pin Functions in Applications Information for details. Glass passivated forms are available upon request Note: 1. Leads maintained at ambient temperature at a distance of 9.5mm from the case 2. Measured at l.0 MHz and Applied Reverse Voltage of 4.OV D.C. |
