| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact | |
| 2474-28L | Delevan | 2008+ | Delevan A full rang | 500 |
|
||
| 2474-28L | Delevan | 08+ | L/T=6-8 Weeks | 500 |
|
||
| 2474-28L | Delevan | 08+ | 500 |
|
|
2474-28L Price MAIN MEMORY PAGE TO BUFFER TRANSFER: A page of data can be transferred from the main memory to either buffer l or buffer 2. An 8-bit opcode, 53H for buffer l and 55H for buffer 2, is followed by the five reserved bits, 10 address bits (PA9-PAO) which specify the page in main memory that is to be transferred, and nine don't care bits. The CS pin must be low while toggling the SCK pin to load the opcode, the address bits, and the don't care bits from the Sl pin. The transfer of the page of data from the main memory to the buer will begin when the CS pin transitions from a low to a high state. During the transfer of a page of data (tXFR), the status register can be read to determine whether the transfer has been completed or not. 2474-28L on stock Although devices are internally gate-protected to minimize the possibility of static damage, MOS handling precautions should be observed. Do not apply instantaneous supply voltages to the device or insert or remove device from socket while under power. Use decoupling networks to suppress power supply turn-oft/on switching transients and ripple. Applying AC signals or clock to device with power off may exceed negative limit.
For multiple FPGAs configured as a daisy-chain, or for future FPGAs requiring larger configuration memories, cas- caded Configurators provide additional memory. As the last bit from the first Configurator is read, the clock signal to the Configurator asserts its CEO output Low and disables its DATA line. The second Configurator recog- nizes the Low level on its CE input and enables its DATA output. |
